Network Security Internet Technology Development Database Servers Mobile Phone Android Software Apple Software Computer Software News IT Information

In addition to Weibo, there is also WeChat

Please pay attention

WeChat public account

Shulou

Zhe Ku Chief SoC architect: the second generation SoC design has been completed and was originally expected to be released in 2025

2025-04-10 Update From: SLTechnology News&Howtos shulou NAV: SLTechnology News&Howtos > IT Information >

Share

Shulou(Shulou.com)11/24 Report--

Thanks to CTOnews.com netizens kinja, Mr. Aviation, Rain and Snow on the way, Xiao Zhan cut, want to laugh, soft media new friend 1933769 clue delivery! CTOnews.com May 21 news, Dr. Nhon Quach, the chief SoC architect of Zhe Ku Technology, released the information through the overseas version of LinkedIn, announcing the details of the mobile phone SoC chip developed by Zhe Ku, and said that the second generation SoC architecture / design team had basically completed the relevant work within 10 months before Zhe Ku was shut down.

CTOnews.com learned from the original Nhon Quach that his team was given a seven-year task (time and money) to make high-end chipsets for high-end flagship phones. The first generation of SoC based on N4P process was built from scratch and was successfully deactivated within 2.5 years. The first generation of SoC achieved most of its performance goals and feature sets.

During the research and development of the second generation SoC, the working time reached 7 × 16 hours, a large amount of competitive analysis data and a large number of requirements / use cases were studied, and the architecture / design team spent more than 4 months to complete a highly competitive architecture (Gen2) and signed the performance / feature set within 6 months. The second generation of SoC based on the N3P process should be available by the first quarter of 2024.

Nhon Quach pointed out that the second generation SoC has powerful features, including the use of the latest Arm Cortex-X series CPU kernel and the latest GPU kernel, rich CPU L1 FI 2 cache and huge L3 / SLC cache, DDR latency lower than 100ns, asynchronous MTE, AI DVFS / FI / SR. Powered by a series of efficient internal customized IP (NOC / SMMU / snooping filter / MTE / compression engine / secure enclave / DMC / PMU). The chip was originally due to be released in 2025.

Welcome to subscribe "Shulou Technology Information " to get latest news, interesting things and hot topics in the IT industry, and controls the hottest and latest Internet news, technology news and IT industry trends.

Views: 0

*The comments in the above article only represent the author's personal views and do not represent the views and positions of this website. If you have more insights, please feel free to contribute and share.

Share To

IT Information

Wechat

© 2024 shulou.com SLNews company. All rights reserved.

12
Report