Network Security Internet Technology Development Database Servers Mobile Phone Android Software Apple Software Computer Software News IT Information

In addition to Weibo, there is also WeChat

Please pay attention

WeChat public account

Shulou

How to install and use System Generator

2025-01-16 Update From: SLTechnology News&Howtos shulou NAV: SLTechnology News&Howtos > Internet Technology >

Share

Shulou(Shulou.com)06/01 Report--

This article mainly introduces how to install and use System Generator, has a certain reference value, interested friends can refer to, I hope you can learn a lot after reading this article, the following let the editor take you to understand it.

1. Installation and use 1. Introduction

Extracted from: Baidu encyclopedia

   System Generator is a design tool developed by Xilinx for digital signal processing. By embedding some modules developed by Xilinx into the library of Simulink, it can carry out fixed-point simulation in Simulink and set the type of fixed-point signal, so that the difference between fixed-point simulation and floating-point simulation can be compared. And you can generate HDL files, or Netlist, which can be called in ISE. Or directly generate a bitstream download file. It can speed up the development of DSP system.

2. Function introduction

Extracted from: Baidu encyclopedia

   simulates with SystemGenerator

1. The modules that must be included: Gateway In, Gateway Out, SystemGenerator, and Xilinx fixed-point operation unit.

2. For the external interface module with precise clock limitation in the system design, use System.

Generator design is not the best method, so it can be realized by using methods such as HDL, and then through the Black provided by System Generator tools.

Box can be imported into the Sysgen project.

   SystemGenerator Blockset

1. It mainly includes three library function blocks: Xilinx Blockset, XilinxPreference Blockset and Xilinx XtremDSP Kit.

2. XilinxBlockset includes all the modules for building digital signal processing systems and other FPGA digital systems in Simulink.

3. XilinxPreferenceBlockset is a higher-level module, which is composed of modules in Xilinx Blockset, which reduces the difficulty of development and has high reliability.

   signal data type

1, XilinxBlock output format can be set to: Fullprecision and User-definedprecision Fullprecision: will automatically expand the bit width in the operation User-definedprecision: the output results for truncation (wrap) or saturation (saturate) processing (user settings).

2. In SystemGenerator, click Format-> Port/Signal Displays-> Port Data Type to display the input and output data types of each module.

3. When Simulink is unable to determine the data type and sampling rate, it will report an error, which usually occurs when there is feedback. At this point, you can force or redefine the signal by adding an Assert module. And does not take up hardware resources.

4. GatewayIn can set SamplePeriod. The higher the value, the fewer sampling points. Generally speaking, for the same group of Gateway In,sample

The period should be the same, that is, the sampling rate is the same. So when you modify the Sample Period of a Gateway In, remember to update the Sample Period of the same level of Gateway In at the same time.

5. Sampling rate transformation, using modules: Up sample and Down

Sample . Different colors in SystemGenerator represent different sampling rates. You can click Format-> Sample Time Colors

3. System Generator installation

   System Generator software does not need to be installed separately, there will be relevant options when installing Vivado, just check it. However, the System Generator software needs to be used with MATLAB, and the MATLAB version must be compatible with the System Generator version. Version compatibility information needs to be queried when installing MATLAB or Vivado. For more information, please refer to the official document of ug973 (13Compact 81 pages, each version is different). Query address: https://www.xilinx.com/support/documentation-navigation/see-all-versions.html?xlnxproducttypes=Design Tools&xlnxdocumentid=UG973

   has an introduction to each version.

   takes version 2018.2 as an example:

   PS: when opening the official Xilinx document (pdf), try to open it in the browser on the official website, so that the hyperlinks in PDF can be opened directly, otherwise some connections cannot be opened.

   is based on the above table, and the relevant design environments are as follows:

WIN10 64 bit

Vivado 2018.2

System Generator 2018.2

MATLAB R2017

When    installs Vivado, the interface for configuring MATLAB appears. If it is not configured during installation, you can modify it in the "start-> Xilinx Design Tools- > System Generator 2018.2 MATLAB Configurator" tool (the specific path may be different, right-> more-> Open File location-> right-click-> run as administrator):

For more information on operation, please see https://blog.csdn.net/Pieces_thinking/article/details/80753739.

4. Simple introduction to System Generator

   runs System Generator (be careful not to run MATLAB directly, otherwise you cannot add Block to Simulink), enter simulink on the command line and enter (or click the Simulink button in the "Home" tab) to open Simulink

1. Click "Blank Model" to create an empty model

two。 Click "Library Browser" to open the Simulink library

3. Add block to Simulink

"Xilinx Blockset" and "Xilinx Reference Blockset" can be found in the    list, where the modules are the modules used by System Generator design.

There are two ways for    to add block to Simulink:

Open the library as above, search in the library, then hold down the mouse and drag onto the workbook

Right-click-> Xilinx BlockAdd in the Simulink blank, search in the small window that appears, and double-click to add to the model.

The first method of    is suitable for finding unknown block; in the library. If you are already familiar with a block, the second method is more convenient.

4. Simple small instance

   add System Generator, Gateway In, Gateway Out, Delay, Constant (not the one in Xilinx Blockset), Scope, and click the following figure to connect:

   Constant outputs a constant value of 1m delay to delay a sampling cycle. The specific uses of other block can be found in later articles in this series. Click Run to run and open Scope. The result is as follows:

   sees that after 1 unit delay, the output remains at 1. The model file that saved Model,Simulink is stored in ".slx" format.

Thank you for reading this article carefully. I hope the article "how to install and use System Generator" shared by the editor will be helpful to everyone. At the same time, I also hope you will support us and pay attention to the industry information channel. More related knowledge is waiting for you to learn!

Welcome to subscribe "Shulou Technology Information " to get latest news, interesting things and hot topics in the IT industry, and controls the hottest and latest Internet news, technology news and IT industry trends.

Views: 0

*The comments in the above article only represent the author's personal views and do not represent the views and positions of this website. If you have more insights, please feel free to contribute and share.

Share To

Internet Technology

Wechat

© 2024 shulou.com SLNews company. All rights reserved.

12
Report