Shulou(Shulou.com)06/01 Report--

This article introduces the relevant knowledge of "what is the use of Verilog". In the operation of actual cases, many people will encounter such a dilemma. Then let the editor lead you to learn how to deal with these situations. I hope you can read it carefully and be able to achieve something!

Verilog HDL models memory by creating an array of regal variables, which can describe RAM memory, ROM memory and reg files. Each cell in the array is addressed by an array index. There are no multidimensional arrays in Verilog. The grey data is generated by extending the address range of the regressive data. The format is as follows:

Memory name of reg [MMU1VUR 0]

Or reg [n Mel 1R 0] memory name [mvl 1]

Here, the Reg [n-1:0] defines the size of each memory cell in the memory, that is, the memory cell is an n-bit register. The [mmur1ve0] or [mmur1] after the memory name defines how many such registers there are in the memory. Finally, end the definition statement with a semicolon.

The following examples are given:

Reg [7:0] mema [255:0]

This example defines a memory called mema, which has 256 8-bit memories. The address range of the memory is 0 to

two hundred and fifty five. Note: the expression that indexes the memory address must be a constant expression.

In addition, in the same data type declaration statement, both memory data and regressive data can be defined. See the following example:

Parameter wordsize=16, / / defines two parameters.

Memsize=256

Reg [wordsize-1:0] mem[ memsize-1:0], writereg, readreg

Although the definition formats of grey data and regressive data are similar, it is important to note their differences. Such as a structure made up of n 1-bit registers

The resulting memory bank is different from an n-bit register. See the following example:

Reg [nMel 1v0] rega; / / an n-bit register

Reg mema [nMel 1VO]; / / A memory bank consisting of n 1-bit registers

An n-bit register can be assigned in an assignment statement, but not a complete memory. See the following example:

Rega = 0; / / legal assignment statement

Mema = 0; / / illegal assignment statement

If you want to read and write to a memory cell in memory, you must specify the address of the cell in memory. The following is correct.

Mema [3] = 0; / / assign a value of 0 to the third storage unit in memory.

The address index for addressing can be an expression so that different units in the memory can be manipulated. The value of the expression can depend on the value of other registers in the circuit. For example, an addition counter can be used to index the address of RAM.

This is the end of the content of "what's the use of Verilog"? thank you for your reading. If you want to know more about the industry, you can follow the website, the editor will output more high-quality practical articles for you!

Welcome to subscribe "Shulou Technology Information " to get latest news, interesting things and hot topics in the IT industry, and controls the hottest and latest Internet news, technology news and IT industry trends.